e6113316bfa033ef6d6b1515e1e25900cd9943c9
This commit sets up a foundational CPU simulation with registers, a memory bus, and an initial instruction set implementation in Rust. It includes operations like ADD, SUB, AND, and bit manipulations, as well as basic project configurations through Cargo and IDE settings.
Description
No description provided
Languages
Rust
54.3%
Assembly
45.7%