Implement basic CPU architecture with instruction set
This commit sets up a foundational CPU simulation with registers, a memory bus, and an initial instruction set implementation in Rust. It includes operations like ADD, SUB, AND, and bit manipulations, as well as basic project configurations through Cargo and IDE settings.
This commit is contained in:
commit
e6113316bf
11 files changed
+453
No files matched your search
@@ -0,0 +1 @@
|
||||
/target
|
||||
Reference in new issue
Block a user